October 1988 Revised March 2000 DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs

# FAIRCHILD

SEMICONDUCTOR

# **DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs**

# **General Description**

The DM74LS47 accepts four lines of BCD (8421) input data, generates their complements internally and decodes the data with seven AND/OR gates having open-collector outputs to drive indicator segments directly. Each segment output is guaranteed to sink 24 mA in the ON (LOW) state and withstand 15V in the OFF (HIGH) state with a maximum leakage current of 250  $\mu\text{A}.$  Auxiliary inputs provided blanking, lamp test and cascadable zero-suppression functions.

# **Features**

- Open-collector outputs
- Drive indicator segments directly
- Cascadable zero-suppression capability
- Lamp test input


### **Ordering Code:**

Order Number							
DM74LS47M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow					
DM74LS47N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide					
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code							

Logic Symbol A2 A3 LT 13 12 11 10 9 15

#### V<sub>CC</sub> = Pin 16 GND = Pin 8

# **Connection Diagram**



# **Pin Descriptions**

Pin Names	Description					
A0–A3	BCD Inputs					
RBI	Ripple Blanking Input (Active LOW)					
LT	Lamp Test Input (Active LOW)					
BI/RBO	Blanking Input (Active LOW) or					
	Ripple Blanking Output (Active LOW)					
a –g	Segment Outputs (Active LOW) (Note 1)					
Note 1: OC—Open Collector						

$\sim$
4
Ś
4
Ň
5
5

Decimal or		Inputs					Outputs					Note			
Function	LT	RBI	A3	A2	A1	A0	BI/RBO	a	b	c	d	e	f	g	
0	Н	Н	L	L	L	L	Н	L	L	L	L	L	L	H	(Note 2)
1	н	х	L	L	L	н	н	н	L	L	н	н	н	н	(Note 2)
2	н	х	L	L	н	L	н	L	L	н	L	L	н	L	
3	Н	х	L	L	Н	Н	н	L	L	L	L	Н	Н	L	
4	н	x	L	н	L	L	н	н	L	L	н	н	L	L	
5	н	х	L	н	L	н	н	L	н	L	L	н	L	L	
6	н	х	L	н	н	L	н	н	н	L	L	L	L	L	
7	н	х	L	н	н	н	н	L	L	L	н	н	н	н	
8	Н	х	Н	L	L	L	н	L	L	L	L	L	L	L	
9	н	x	н	L	L	н	н	L	L	L	н	н	L	L	
10	н	Х	н	L	н	L	н	н	н	н	L	L	н	L	
11	н	Х	н	L	н	н	н	н	н	L	L	н	н	L	
12	н	Х	н	н	L	L	н	Н	L	н	н	н	L	L	
13	Н	х	н	Н	L	н	н	L	Н	Н	L	н	L	L	
14	н	х	н	н	н	L	н	н	н	н	L	L	L	L	
15	н	х	н	н	н	н	н	н	н	н	н	н	н	н	
BI	х	х	Х	Х	Х	х	L	н	н	н	н	н	н	н	(Note 3
RBI	н	L	L	L	L	L	L	Н	н	н	н	н	н	н	(Note 4
LT	L	х	Х	Х	Х	Х	н	L	L	L	L	L	L	L	(Note 5

Note 2: BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO). The blanking out (BI) must be open or held at a HIGH level when output functions 0 through 15 are desired, and ripple-blanking input (RBI) must be open or at a HIGH level if blanking or a decimal 0 is not desired. X = input may be HIGH or LOW.


Note 3: When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a HIGH level regardless of the state of any other input condition.

Note 4: When ripple-blanking input (RBI) and inputs A0, A1, A2 and A3 are LOW level, with the lamp test input at HIGH level, all segment outputs go to a HIGH level and the ripple-blanking output (RBO) goes to a LOW level (response condition).

Note 5: When the blanking input/ripple-blanking output (BI/RBO) is OPEN or held at a HIGH level, and a LOW level is applied to lamp test input, all segment outputs go to a LOW level.

# **Functional Description**

The DM74LS47 decodes the input data in the pattern indicated in the Truth Table and the segment identification illustration. If the input data is decimal zero, a LOW signal applied to the RBI blanks the display and causes a multidigit display. For example, by grounding the RBI of the highest order decoder and connecting its BI/RBO to RBI of the next lowest order decoder, etc., leading zeros will be suppressed. Similarly, by grounding RBI of the lowest order decoder and connecting its BI/RBO to RBI of the next highest order decoder, etc., trailing zeros will be suppressed. Leading and trailing zeros can be suppressed simultaneously by using external gates, i.e.: by driving RBI of a intermediate decoder from an OR gate whose inputs are BI/RBO of the next highest and lowest order decoders. BI/ RBO also serves as an unconditional blanking input. The internal NAND gate that generates the RBO signal has a resistive pull-up, as opposed to a totem pole, and thus BI/ RBO can be forced LOW by external means, using wiredcollector logic. A LOW signal thus applied to BI/RBO turns off all segment outputs. This blanking feature can be used to control display intensity by varying the duty cycle of the blanking signal. A LOW signal applied to LT turns on all segment outputs, provided that BI/RBO is not forced LOW.



www.fairchildsemi.com

# Absolute Maximum Ratings(Note 6)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	-65°C to +150°C

Note 6: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
/ <sub>cc</sub>	Supply Voltage	4.75	5	5.25	V
′ін	HIGH Level Input Voltage	2			V
/ <sub>IL</sub>	LOW Level Input Voltage			0.8	V
ОН	HIGH Level Output Current $\overline{a} - \overline{g} @ 15V = V_{OH} (Note 7)$			-250	μΑ
ЭН	HIGH Level Output Current BI / RBO			-50	μΑ
DL	LOW Level Output Current			24	mA
A	Free Air Operating Temperature	0		70	°C

Note 7: OFF-State at a-g.

#### **Electrical Characteristics**

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 8)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V <sub>OH</sub>	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{II} = Max, \overline{BI} / \overline{RBO}$	2.7	3.4		V
I <sub>OFF</sub>	Output HIGH Current Segment Outputs	$V_{IL} = Max, BI/RBO$ $V_{CC} = 5.5V, V_{O} = 15V a - g$			250	μA
V <sub>OL</sub>	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, \overline{a} - \overline{g}$		0.35	0.5	
		I <sub>OL</sub> = 3.2 mA, BI /RBO			0.5	V
		I <sub>OL</sub> = 12 mA, a –g		0.25	0.4	
		I <sub>OL</sub> = 1.6 mA, BI /RBO			0.4	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$ $V_{CC} = Max, V_I = 10V$			100	μΑ
IIH	HIGH Level Input Current	$V_{CC} = Max, V_{I} = 2.7V$			20	μA
IIL	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
los	Short Circuit	V <sub>CC</sub> = Max (Note 9),				mA
	Output Current	I <sub>OS</sub> at BI/RBO	-0.3		-2.0	mA
Icc	Supply Current	V <sub>CC</sub> = Max			13	mA

Note 8: All typicals are at  $V_{CC}=5V,\,T_A=25^\circ C.$ 

Note 9: Not more than one output should be shorted at a time, and the duration should not exceed one second.


# **Switching Characteristics**

at V<sub>CC</sub> = +5.0V, T<sub>A</sub> = +25°C


		Conditions	R <sub>L</sub> =			
Symbol	Parameter		<b>C</b> <sub>L</sub> = 7	Units		
			Min	Max		
t <sub>PLH</sub>	Propagation Delay			100	25	
t <sub>PHL</sub>	An to a –g			100	ns	
t <sub>PLH</sub>	Propagation Delay			100	ns	
t <sub>PHL</sub>	RBI to a -g (Note 10)			100	115	

Note 10:  $\overline{LT}$  = HIGH, A0–A3 = LOW

www.fairchildsemi.com



www.fairchildsemi.com



www.fairchildsemi.com

6

This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.