

July 1993 Revised February 2005

74VHCU04 Hex Inverter

General Description

The VHCU04 is an advanced high speed CMOS Inverter fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

Since the internal circuit is composed of a single stage inverter, it can be used in analog applications such as crystal oscillators. An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

- High Speed: t_{PD} = 3.5 ns (typ) at V_{CC} = 5V
- Low Power Dissipation: $I_{CC} = 2 \mu A \text{ (Max)} @ T_A = 25 ^{\circ} C$
- \blacksquare High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% \ V_{CC}$ (Min)
- Power down protection is provided on all inputs
- Low Noise: V_{OLP} = 0.8V (Max)
- Pin and Function Compatible with 74HCU04

Ordering Code:


Order Number	Package Number	Package Description						
74VHCU04M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow						
74VHCU04MX_NL (Note 1)	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow						
74VHCU04SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide						
74VHCU04MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide						
74VHCU04MTCX_NL (Note 1)	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide						
74VHCU04N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide						

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Pb-Free package per JEDEC J-STD-020B.

Note 1: "_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
A _n	Inputs
\overline{O}_n	Outputs

Truth Table

Α	10
L	Н
Н	L

Absolute Maximum Ratings(Note 2)

Recommended Operating Conditions (Note 3)

Supply Voltage (V_{CC}) DC Input Voltage (V_{IN}) DC Output Voltage (V_{OUT}) -0.5V to +7.0V -0.5V to +7.0V Supply Voltage (V_{CC})

2.0V to +5.5V

Input Diode Current (I_{IK})

-0.5V to $V_{CC} + 0.5V$ Input Voltage (V_{IN}) -20 mA Output Voltage (V_{OUT}) 0V to +5.5V 0V to V_{CC}

Output Diode Current (I_{OK}) DC Output Current (I_{OUT})

±50 mA

-40°C to +85°C ±20 mA Operating Temperature (T_{OPR}) ± 25 mA Note 2: Absolute Maximum Ratings are values beyond which the device

DC V_{CC}/GND Current (I_{CC}) Storage Temperature (T_{STG}) Lead Temperature (T_L)

may be damaged or have its useful life impaired. The databook specifica-tions should be met, without exception, to ensure that the system design is -65°C to +150°C reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifica-

(Soldering, 10 seconds)

 $260\,^{\circ}\text{C}$ $\,$ Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC} T _A = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
	r urumeter	(V)	Min Typ		Max	Min	Max	01	Contactions	
V _{IH}	HIGH Level	2.0	1.70			1.70		V		
	Input Voltage	3.0 - 5.5	0.8 V _{CC}			0.8 V _{CC}		V		
V _{IL}	LOW Level	2.0			0.30		0.30	V		
	Input Voltage	3.0 - 5.5			$0.20~\mathrm{V}_{\mathrm{CC}}$		$0.20~\mathrm{V}_\mathrm{CC}$	V		
V _{OH}	HIGH Level	2.0	1.8	2.0		1.8			$V_{IN} = V_{IL}$	$I_{OH} = -50 \mu A$
	Output Voltage	3.0	2.7	3.0		2.7		V		
		4.5	4.0	4.5		4.0				
		3.0	2.58			2.48		V	$V_{IN} = GND$	$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		V		$I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level	2.0		0.0	0.2		0.2		$V_{IN} = V_{IH}$	$I_{OL} = 50 \mu A$
	Output Voltage	3.0		0.0	0.3		0.3	V		
		4.5		0.0	0.5		0.5			
		3.0			0.36		0.44	V	$V_{IN} = V_{CC}$	I _{OL} = 4 mA
		4.5			0.36		0.44	V		$I_{OL} = 8 \text{ mA}$
I _{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	μА	V _{IN} = 5.5V or GND	
I _{CC}	Quiescent Supply Current	5.5			2.0		20.0	μА	V _{IN} = V _{CC} or GND	

Noise Characteristics


Symbol	Parameter	v _{cc}	T _A = 25°C		Units	Conditions		
- Cymbol	1 drameter	(V)	Тур	Limits	011110	00.141.1101.10		
V _{OLP}	Quiet Output Maximum	5.0	0.5	8.0	V	C _L = 50 pF		
(Note 4)	Dynamic V _{OL}							
V _{OLV}	Quiet Output Minimum	5.0	-0.5	-0.8	V	C _L = 50 pF		
(Note 4)	Dynamic V _{OL}							
V _{IHD}	Minimum HIGH Level	5.0		4.0	V	C _L = 50 pF		
(Note 4)	Dynamic Input Voltage							
V _{ILD}	Maximum LOW Level	5.0		1.0	V	C _L = 50 pF		
(Note 4)	Dynamic Input Voltage							

Note 4: Parameter guaranteed by design.


AC Electrical Characteristics

Symbol	Parameter	v _{cc}		$T_A = 25^{\circ}C$	_A = 25°C		T _A = -40°C to +85°C		Conditions
		(V)	Min	Тур	Max	Min	Max	Units	Conditions
t _{PHL}	Propagation Delay	3.3 ± 0.3		5.0	8.9	1.0	10.5	ns	C _L = 15 pF
t _{PLH}				7.5	11.4	1.0	13.0	115	C _L = 50 pF
		5.0 ± 0.5		3.5	5.5	1.0	6.5	ns	C _L = 15 pF
				5.0	7.0	1.0	8.0	113	C _L = 50 pF
C _{IN}	Input Capacitance			5	10		10	pF	V _{CC} = Open
C _{PD}	Power Dissipation			9				pF	(Note 5)
	Capacitance								


Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * f_{IN} + I_{CC}/6 (per gate).





14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A




Physical Dimensions inches (millimeters) unless otherwise noted (Continued)










NOTES:


- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
 D. DIMENSIONING AND TOLERANCES PER ANSI Y14-5M, BY

MTC14revD



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

8.255 + 1.016

N144 (REV.F)

www.fairchildsemi.com